Wednesday, April 29, 2020

More experimental spice models


Digital (SN7400 , SN7404 , SN7414 , SN7474 , SN7486 , SN74112)

how and when i use ↑these↑ :: is to determine the apx. dynamic power draw , relative I/O states , etc.

it is not advised to use these in complex digital simulations coz such takes excessive time ... and serves no conceptual purpose


TLC555 (Ti's P-Spice , + a Less simplified , + a More simplified)

since my first Ti's TLC variant model conversion for the LTSpice got destroyed  in OS reinstall - i haven't had time to recreate it . . . so -- the simplified /!\ ideal /!\ models are "close enough" to run a principial simulations -- one must address the shortcomings of such . . . + moreover the ideal models lack some required damping and referencing internal components ← means: the simulation may hang due the shortcomings from such = all pins must be connected or referenced through R or R C networks ← the values of which may be crucial to simulation "stability" (not to hang , etc. ...)


"DIGITAL" PASS GATE (not fully verified but so far a will do v. -- with 2 simulation examples)
(related post : Comparing TTL JK Triggers' Logic Designs)

example use



[Eop]

No comments: